

# EUROPEAN PATENT OFFICE

## Patent Abstracts of Japan

PUBLICATION NUMBER : 57020979  
PUBLICATION DATE : 03-02-82


APPLICATION DATE : 15-07-80  
APPLICATION NUMBER : 55096696

APPLICANT : NEC CORP;

INVENTOR : HIRAIDE TOSHIHIKO;

INT.CL. : G11C 7/00

TITLE : MEMORY CONTROL SYSTEM



**ABSTRACT :** PURPOSE: To reduce the space of package as ICs decrease in number, and to facilitate the wiring of bus lines, by using a data bus and an address bus in common on a time-division basis when controlling the memory of a data processor.

CONSTITUTION: A control circuit 11 sends control signals and controls a readout data register 3, a selecting circuit 12, a switching circuit 13, and a memory 5. A row address register 6, a column address register 7, and a write data register 2 are selectively connected by the selecting circuit 12. The switching circuit 13 is connected to the memory 5 via a two-way bus 9 to change the bus 9 over between the circuits 3 and 12. In the start of a memory access cycle, an address is latched in the row address register in the memory 5 through the circuits 12 and 13 by a row address strobe RAS, and then latched in the column address register by a column address strobe CAS. Then, writing operation is performed by a write enable signal WES, and reading operation by readout timing RT.

COPYRIGHT: (C)1982,JPO&Japio

BEST AVAILABLE COPY